MAX19506ETM+T【PDF 7/35 页】IC ADC 8BIT 2CH 100MSPS 48TQFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录2009

3页 4页 5页 6页 [7页]8页 9页 10页 11页

MAX19506

Dual-Channel, 8-Bit, 100Msps ADC

______________________________________________________________________________________

Reference Input/Output (REFIO)

REFIO adjusts the reference potential, which, in turn,

adjusts the full-scale range of the ADC. Figure 4 shows

a simplified schematic of the reference system. An

internal bandgap voltage generator provides an internal

reference voltage. The bandgap potential is buffered

and applied to REFIO through a 10k

resistor. Bypass

REFIO with a 0.1F capacitor to GND. The bandgap

voltage is applied to a scaling and level-shift circuit,

which creates internal reference potentials that estab-

lish the full-scale range of the ADC. Apply an external

voltage on REFIO to trim the ADC full scale. The allow-

able adjustment range is +5/-15%. The REFIO-to-ADC

gain transfer function is:

VFS = 1.5 x [VREFIO/1.25] Volts

Programming and Interface

There are two ways to control the MAX19506 operating

modes. Full feature selection is available using the SPI

interface, while the parallel interface offers a limited set

of commonly used features. The programming mode is

selected using the SPEN input. Drive SPEN low for SPI

interface; drive SPEN high for parallel interface.

Parallel Interface

The parallel interface offers a pin-programmable inter-

face with a limited feature set. Connect SPEN to AVDD

to enable the parallel interface. See Table 1 for pin

functionality; see Figure 5 for a simplified parallel-inter-

face input schematic.

BANDGAP

REFERENCE

BUFFER

1.250V

REFIO

INTERNAL GAIN—BYPASS REFIO

EXTERNAL GAIN CONTROL—DRIVE REFIO

SCALE AND

LEVEL SHIFT

INTERNAL REFERENCE

(CONTROLS ADC GAIN)

10k

0.1

EXTERNAL BYPASS

Figure 4. Simplified Reference Schematic

36k

156k

SCLK

SDIN

AVDD

29/32 AVDD

DECODER

CONTROL

LOGIC

23/32 AVDD

3/32 AVDD

Figure 5. Simplified Parallel-Interface Input Schematic

SPEN

SDIN/FORMAT

SCLK/DIV

CS/OUTSEL

DESCRIPTION

SDIN

SCLK

SPI interface active. Features are programmed through the

serial port (see the Serial Programming Interface section).

Two’s complement

AVDD

Offset binary

Unconnected

Gray code

Clock divide-by-1

AVDD

Clock divide-by-2

Unconnected

Clock divide-by-4

CMOS (dual bus)

AVDD

MUX CMOS (channel A data bus)

Unconnected

MUX CMOS (channel B data bus)

Table 1. Parallel-Interface Pin Functionality

X = Don’t care.

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式